Adaptive Cluster Throttling: Improving High-Load Performance in Bufferless On-Chip Networks
نویسندگان
چکیده
Higher core counts and increasing focus on energy efficiency in modern Chip Multiprocessors (CMP) have led to renewed interest in simple and energy-efficient Network-on-Chip (NoC) designs. Several recent proposed designs trade off network capacity for efficiency, based on the observation that traditional networks are overprovisioned for many workloads. Bufferless routing is one such example. However, when the application workload requires high interconnect performance, the inefficiencies of bufferless interconnects can cause significant performance degradations. Previous work has tackled various issues with bufferless routing, but little work has been done to improve performance at high network load. Fundamental improvements in bufferless network performance at high load could extend the benefits of lower energy and smaller die area to a wider range of potential applications. In this work, we propose ACT (Adaptive Cluster Throttling), a source-throttling mechanism that provides better system performance and fairness than the best current mechanisms on bufferless networks. By batching applications into clusters, and alternately throttling different clusters, ACT provides a chance for all applications to inject traffic into the network while maintaining control over total network load. We show 11.9% (10.2%) system performance gain on average with 14.5% (15.1%) improvement in fairness over 60 network-intensive workloads on a 4x4 (8x8) bufferless NoC. At high network load, ACT achieves nearly half the performance gain over a bufferless baseline that a conventional buffered network achieves, while reducing network power by 15.4% (5.4%).
منابع مشابه
Congestion Control for Scalability in Bufferless On-Chip Networks
In this paper, we present network-on-chip (NoC) design and contrast it to traditional network design, highlighting both similarities and differences between NoCs and traditional networks. As an initial case study, we examine network congestion in bufferless NoCs. We show that congestion manifests itself differently in a NoC than in a traditional network. This both reduces system throughput in c...
متن کاملDesign of a performance enhanced and power reduced dual-crossbar Network-on-Chip (NoC) architecture
The input buffers of the current packet-switched Network-on-Chip (NoC) architectures consume a significant portion of the total power of the interconnection network. Reducing the size of input buffers would result in degraded performance, while eliminating all buffers would result in increased power at high network load. In this article, we propose DXbar: an innovative dual-crossbar design. By ...
متن کاملBufferless and Minimally-Buffered Deflection Routing
A conventional Network-on-Chip (NoC) router uses input buffers to store in-flight packets. These buffers improve performance, but consume significant power. It is possible to bypass these buffers when they are empty, reducing dynamic power, but static buffer power remains, and when buffers are utilized, dynamic buffer power remains as well. To improve energy efficiency, bufferless deflection ro...
متن کاملInvestigating the Viability of Bufferless NoCs in Modern Chip Multi-processor Systems
Chip Multi-Processors are quickly growing to dozens and potentially hundreds of cores, and as such the design of the interconnect for on chip resources has become an important field of study. Of the available topologies, tiled mesh networks are appealing approach in tiled CMPs, as they benefit in simplicity and scale fairly well. The area has seen recent focus on optimizing network on chip rout...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011